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the hypercube. We also assume a global clock algorithm, with an event-based time increment.
Following development of the performance model, we describe an application of the model in
the area of digital systems simulation. Hierarchical levels included are gate level (NAND, NOR,
and NOT gates) and MSI level (multiplexors, shift registers, etc.). Example values (gathered from
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Complete Abstract:
This paper presents model of hierarchical discrete-event simulation algorithm running on a hypercube
architecture. We assume a static allocation of system components to processors in the hypercube. We
also assume a global clock algorithm, with an event-based time increment. Following development of the
performance model, we describe an application of the model in the area of digital systems simulation.
Hierarchical levels included are gate level (NAND, NOR, and NOT gates) and MSI level (multiplexors, shift
registers, etc.). Example values (gathered from simulations running on standard von Neumann
architectures) are provided at the model inputs to show the effect of different model parameters and
partitioning strategies on the simulation performance.

